FPGA-based Timing and Signal Generator for a Compact Electron Paramagnetic Resonance (EPR) Imaging System

Hamzah Siddique¹, Randall Pursley¹, Devasahayam Nallathamby², Murali Krishna-Cherukuri², Thomas Pohida¹ ¹Signal Processing and Instrumentation Section, Center for Information Technology, National Institutes of Health ²Radiation Biology Branch, Center for Cancer Research, National Cancer Institute, National Institutes of Health Results

Background

Electron Paramagnetic Resonance Imaging

In the medical field, imaging the human body is a fundamental tool in allowing medical professionals diagnose and improve the health of their patients. such method in the works is Electron Paramagnet Resonance Imaging, an imaging technique that ut free radicals, charged molecules, to create an ima area, specifically looking at the oxygenation of the being imaged. EPR imaging requires the use of an pulse signal to excite the electron spins of free rac these electrons go into a period of relaxation that off electromagnetic radiation that's processed into image using signal processing techniques.

Field Programmable Gate Array (FPGA)

FPGAs are semiconductor devices that contain arra programmable logic blocks. Due to its reconfigurable nature, it has uses across many industries such as Aerospace, Communications, Prototyping, and othe configure an FPGA, you must use a hardware desc language.

LabVIEW

This summer I've been able to work alongside my n to learn how to use a software called LabVIEW. This graphical programming language allows a user create modules that assist in testing, measuring and controlling electronic devices. Using this software, tasked to create a module that would be compiled of FPGA which generates timing and control signals for RF signals that will be used in an EPR system.

National Institutes of Health

g s to . One tic tilizes age of the age of the site n RF dicals, then give o an	 Initial approach was more modular but lacked the tight synchronization this application requires. With the help of my mentor, I was able redesign the FPGA architecture with a little more complexity but better synchronization. All outputs can be independently configured with customized pulse width and delays while maintaining synchronization. 	
ays of le		
ers . To cription		Delay Line Data Bu
nentor	Pulse Gate Pulse Gate Enable E	Delay Line Delay
er to Id I was	FPGA Enable 0°/90° Gate Enable 300/700 Gate Enable	Line Dela Line Line
onto an or the	Echo Gate	Enable
	Echo Invert Gate	Enable
	A block diagram of t	he delay line

able to widths

FPGA used to create pulse signals **Conclusion and Future Work**



line integrated with the FPGA

Acknowledgements

I'd like to thank my mentors, Randy Pursley and Thomas Pohida and our collaborators, Dr. Devasahayam Nallathamby and Dr. Murali Krishna-Cherukuri for allowing me to contribute and be a part of their project.



Oscilloscope displaying the signals

Current FPGA implementation allows for 5ns resolution. This